View XC95144XL-10TQ144I_310754.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

0
R
XC95144XL High Performance CPLD
0 5
DS056 (v1.5) August 21, 2003
Preliminary Product Specification
Features
* * * * 5 ns pin-to-pin logic delays System frequency up to 178 MHz 144 macrocells with 3,200 usable gates Available in small footprint packages - 100-pin TQFP (81 user I/O pins) - 144-pin TQFP (117 user I/O pins) - 144-CSP (117 user I/O pins) Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5V, 3.3V, and 2.5V signals - 3.3V or 2.5V output capability - Advanced 0.35 micron feature size CMOS Fast FLASHTM technology Advanced system features - In-system programmable - Superior pin-locking and routability with Fast CONNECTTM II switch matrix - Extra wide 54-input Function Blocks - Up to 90 product-terms per macrocell with individual product-term allocation - Local clock inversion with three global and one product-term clocks - Individual output enable per output pin with local inversion - Input hysteresis on all user and boundary-scan pin inputs - Bus-hold circuitry on all user pin inputs - Full IEEE Standard 1149.1 boundary-scan (JTAG) Fast concurrent programming Slew rate control on individual outputs Enhanced data security features Excellent quality and reliability - Endurance exceeding 10,000 program/erase cycles - 20 year data retention - ESD protection exceeding 2,000V Pin-compatible with 5V-core XC95144 device in the 100-pin TQFP package
Power Estimation
Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output loading. To help reduce power dissipation, each macrocell in a XC9500XL device may be configured for low-power mode (from the default high-performance mode). In addition, unused product-terms and macrocells are automatically deactivated by the software to further conserve power. For a general estimate of ICC, the following equation may be used: ICC(mA) = MCHS(0.175*PTHS + 0.345) + MCLP(0.052*PTLP + 0.272) + 0.04 * MCTOG(MCHS +MCLP)* f where: MCHS = # macrocells in high-speed configuration PTHS = average number of high-speed product terms per macrocell MCLP = # macrocells in low power configuration PTLP = average number of low power product terms per macrocell f = maximum clock frequency MCTOG = average % of flip-flops toggling per clock (~12%) This calculation was derived from laboratory measurements of an XC9500XL part filled with 16-bit counters and allowing a single output (the LSB) to be enabled. The actual ICC value varies with the design application and should be verified during normal system operation. Figure 1 shows the above estimation in a graphical form. For a more detailed discussion of power consumption in this device, see Xilinx application note XAPP114, "Understanding XC9500XL CPLD Power."
250 178 MHz 200 Typical ICC (mA)
*
*
* * * *
150
Hi g
hP
e rfo
nc rma
e
*
104 MHz 100
Low
P ow
er
Description
The XC95144XL is a 3.3V CPLD targeted for high-performance, low-voltage applications in leading-edge communications and computing systems. It is comprised of eight 54V18 Function Blocks, providing 3,200 usable gates with propagation delays of 5 ns. See Figure 2 for architecture overview.
50
0 50 100 150 200 Clock Frequency (MHz)
DS056_01_121501
Figure 1: Typical ICC vs. Frequency for XC95144XL
(c) 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
1
XC95144XL High Performance CPLD
R
3 JTAG Port 1
JTAG Controller
In-System Programming Controller
54 I/O I/O I/O Fast CONNECT II Switch Matrix I/O 54 18 18
Function Block 1 Macrocells 1 to 18
Function Block 2 Macrocells 1 to 18
I/O Blocks I/O I/O I/O I/O 3 I/O/GCK 1 I/O/GSR 4 I/O/GTS
54 18
Function Block 3 Macrocells 1 to 18
54 18
Function Block 4 Macrocells 1 to 18
54 18
Function Block 8 Macrocells 1 to 18
DS056_02_101300
Figure 2: XC95144XL Architecture Function Block outputs (indicated by the bold line) drive the I/O Blocks directly.
2
www.xilinx.com 1-800-255-7778
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
R
XC95144XL High Performance CPLD
Absolute Maximum Ratings
Symbol VCC VIN VTS TSTG TSOL TJ Description Supply voltage relative to GND Input voltage relative to GND(1) Voltage applied to 3-state output(1) Storage temperature (ambient) Maximum soldering temperature (10s @ 1/16 in. = 1.5 mm) Junction temperature Value -0.5 to 4.0 -0.5 to 5.5 -0.5 to 5.5 -65 to +150 +220 +150 Units V V V
oC oC oC
Notes: 1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to +7.0V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA. 2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
Recommended Operation Conditions
Symbol VCCINT VCCIO VIL VIH VO Parameter Supply voltage for internal logic and input buffers Commercial TA = Industrial TA = 0oC to to 70oC +85oC -40oC Min 3.0 3.0 3.0 2.3 0 2.0 0 Max 3.6 3.6 3.6 2.7 0.80 5.5 VCCIO Units V V V V V V V
Supply voltage for output drivers for 3.3V operation Supply voltage for output drivers for 2.5V operation Low-level input voltage High-level input voltage Output voltage
Quality and Reliability Characteristics
Symbol TDR NPE VESD Data Retention Program/Erase Cycles (Endurance) Electrostatic Discharge (ESD) Parameter Min 20 10,000 2,000 Max Units Years Cycles Volts
DC Characteristic Over Recommended Operating Conditions
Symbol VOH VOL IIL IIH IIH Parameter Output high voltage for 3.3V outputs Output high voltage for 2.5V outputs Output low voltage for 3.3V outputs Output low voltage for 2.5V outputs Input leakage current I/O high-Z leakage current I/O high-Z leakage current Test Conditions IOH = -4.0 mA IOH = -500 A IOL = 8.0 mA IOL = 500 A VCC = Max; VIN = GND or VCC VCC = Max; VIN = GND or VCC VCC = Max; VCCIO = Max; VIN = GND or 3.6V VCC Min < VIN < 5.5V CIN ICC I/O capacitance Operating supply current (low power mode, active) VIN = GND; f = 1.0 MHz VIN = GND, No load; f = 1.0 MHz Min 2.4 90% VCCIO 45 (Typical) Max 0.4 0.4 10 10 10 50 10 Units V V V V A A A A pF mA
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
3
XC95144XL High Performance CPLD
R
AC Characteristics
XC95144XL-5 Symbol TPD TSU TH TCO fSYSTEM TPSU TPH TPCO TOE TOD TPOE TPOD TAO TPAO TWLH TPLH Parameter I/O to output valid I/O setup time before GCK I/O hold time after GCK GCK to output valid Multiple FB internal operating frequency I/O setup time before p-term clock input I/O hold time after p-term clock input P-term clock output valid GTS to output valid GTS to output disable Product term OE to output enabled Product term OE to output disabled GSR to output valid P-term S/R to output valid GCK pulse width (High or Low) P-term clock pulse width (High or Low) Min 3.7 0 1.7 2.0 2.8 5.0 Max 5.0 3.5 178.6 5.5 4.0 4.0 7.0 7.0 10.0 10.5 XC95144XL-7 Min 4.8 0 1.6 3.2 4.0 6.5 Max 7.5 4.5 125.0 7.7 5.0 5.0 9.5 9.5 12.0 12.6 XC95144XL-10 Min 6.5 0 2.1 4.4 4.5 7.0 Max 10.0 5.8 100.0 10.2 7.0 7.0 11.0 11.0 14.5 15.3 Units ns ns ns ns MHz ns ns ns ns ns ns ns ns ns ns ns
VTEST
R1 Device Output R2 CL
Output Type
VCCIO 3.3V 2.5V
VTEST 3.3V 2.5V
R1 320 250
R2 360 660
CL 35 pF 35 pF
DS058_03_081500
Figure 3: AC Load Circuit
4
www.xilinx.com 1-800-255-7778
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
R
XC95144XL High Performance CPLD
Internal Timing Parameters
XC95144XL-5 Symbol Buffer Delays TIN TGCK TGSR TGTS TOUT TEN Input buffer delay GCK buffer delay GSR buffer delay GTS buffer delay Output buffer delay Output buffer enable/disable delay Product Term Control Delays TPTCK TPTSR TPTTS Product term clock delay Product term set/reset delay Product term 3-state delay 1.6 1.0 5.5 2.4 1.4 7.2 2.7 1.8 7.5 ns ns ns 1.5 1.1 2.0 4.0 2.0 0 2.3 1.5 3.1 5.0 2.5 0 3.5 1.8 4.5 7.0 3.0 0 ns ns ns ns ns ns Parameter Min Max XC95144XL-7 Min Max XC95144XL-10 Min Max Units
Internal Register and Combinatorial Delays TPDI TSUI THI TECSU TECHO TCOI TAOI TRAI TLOGI TLOGILP TF Combinatorial logic propagation delay Register setup time Register hold time Register clock enable setup time Register clock enable hold time Register clock to output valid time Register async. S/R to output delay Register async. S/R recover before clock Internal logic delay Internal low power logic delay 2.3 1.4 2.3 1.4 5.0 1.0 5.0 0.5 0.4 6.0 2.6 2.2 2.6 2.2 7.5 1.4 6.4 1.3 0.5 6.4 3.0 3.5 3.0 3.5 10.0 1.8 7.3 1.7 1.0 7.0 ns ns ns ns ns ns ns ns ns ns
Feedback Delays
Fast CONNECT II feedback delay
-
1.9
-
3.5
-
4.2
ns
Time Adders TPTA TSLEW Incremental product term allocator delay Slew-rate limited delay 0.7 3.0 0.8 4.0 1.0 4.5 ns ns
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
5
XC95144XL High Performance CPLD
R
XC95144XL I/O Pins
Function Block 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 Macrocell 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17(1) 18 1 2(1) 3 4 5(1) 6(1) 7 8(1) 9(1) 10 11 12 13 14 15 16 17 18 TQ100 TQ144 CS144 11 12 13 14 15 16 17 18 19 20 22(1) 99(1) 1(1) 2(1) 3(1) 4(1) 6 7 8 9 10 23 16 17 25 19 20 21 22 31 24 26 27 28 35 30(1) 142 143(1) 4 2(1) 3(1) 5(1) 6(1) 7 9 10 12 11 13 14 15 H3 F1 G2 J1 G3 G4 H1 H2 K3 H4 J2 J3 J4 M1 K2(1) C3 A2(1) C1 B1(1) C2(1) D4(1) D3(1) D2 E4 E3 E1 E2 F4 F3 F2 BScan Order 429 426 423 420 417 414 411 408 405 402 399 396 393 390 387 384 381 378 375 372 369 366 363 360 357 354 351 348 345 342 339 336 333 330 327 324 Function Block 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 Macrocell 1 2(1) 3 4 5 6 7 8(1) 9 10 11 12 13 14 15 16 17 18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 TQ100 TQ144 CS144 23(1) 24 25 27(1) 28 29 30 32 33 34 87 89 90 91 92 93 94 95 96 97 39 32(1) 41 44 33 34 46 38(1) 40 48 43 45 49 50 51 118 126 133 128 129 130 131 135 132 134 137 136 138 139 140 M3 L1(1) K4 N4 L2 L3 L5 N2(1) N3 N5 M4 K5 K6 L6 M6 C9 A7 A5 D7 A6 B6 C6 C5 D6 B5 A4 D5 B4 C4 A3 BScan Order 321 318 315 312 309 306 303 300 297 294 291 288 285 282 279 276 273 270 267 264 261 258 255 252 249 246 243 240 237 234 231 228 225 222 219 216
Notes: 1. Global control pin.
6
www.xilinx.com 1-800-255-7778
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
R
XC95144XL High Performance CPLD
XC95144XL (Continued)
Function Block 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 Macrocell 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 TQ100 TQ144 CS144 35 36 37 39 40 -41 42 43 46 49 74 76 77 78 79 80 81 82 85 86 52 59 53 54 66 56 57 68 58 60 70 61 64 69 106 111 110 112 113 116 115 119 120 121 124 117 125 N6 L8 M7 N7 M10 K7 N8 N11 M8 K8 L11 N9 K9 M11 C11 B11 A12 A11 D10 A10 B10 B9 A9 D8 A8 D9 B7 BScan Order 213 210 207 204 201 198 195 192 189 186 183 180 177 174 171 168 165 162 159 156 153 150 147 144 141 138 135 132 129 126 123 120 117 114 111 108 Function Block 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Macrocell 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 TQ100 TQ144 CS144 50 52 53 54 55 56 58 59 60 61 63 64 65 66 67 68 70 71 72 73 71 75 74 76 77 78 80 79 82 85 81 86 87 83 88 91 95 97 92 93 94 96 101 98 100 103 102 104 107 105 N12 L12 M13 L13 K10 K11 K13 K12 J11 H10 J10 H11 H12 J12 H13 G11 F11 E13 G10 F13 F12 F10 D13 E12 E10 D11 D12 C13 B13 C12 BScan Order 105 102 99 96 93 90 87 84 81 78 75 72 69 66 63 60 57 54 51 48 45 42 39 36 33 30 27 24 21 18 15 12 9 6 3 0
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
7
XC95144XL High Performance CPLD
R
XC95144XL Global, JTAG and Power Pins
Pin Type I/O/GCK1 I/O/GCK2 I/O/GCK3 I/O/GTS1 I/O/GTS2 I/O/GTS3 I/O/GTS4 I/O/GSR TCK TDI TDO TMS VCCINT 3.3V VCCIO 2.5V/3.3V GND No Connects TQ100 22 23 27 3 4 1 2 99 48 45 83 47 5, 57, 98 26, 38, 51, 88 21, 31, 44, 62, 69, 75, 84, 100 TQ144 30 32 38 5 6 2 3 143 67 63 122 65 8, 42, 84, 141 1, 37, 55, 73, 109, 127 18, 29, 36, 47, 62, 72, 89, 90, 99, 108, 114, 123, 144 - CS144 K2 L1 N2 D4 D3 B1 C2 A2 L10 L9 C8 N10 B3, D1, J13, L4 A1, A13, C7, L7, N1, N13 B2, B8, B12, C10, E11, G1, G12, G13, K1, M2, M5, M9, M12 -
8
www.xilinx.com 1-800-255-7778
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
R
XC95144XL High Performance CPLD
Device Part Marking and Ordering Combination Information
R
Device Type Package Speed Operating Range
XC95xxxXL TQ144 7C
This line not related to device part number
1
Sample package with part marking.
Device Ordering and Part Marking Number XC95144XL-5TQ100C XC95144XL-5TQ144C XC95144XL-5CS144C XC95144XL-7TQ100C XC95144XL-7TQ144C XC95144XL-7CS144C XC95144XL-7TQ100I XC95144XL-7TQ144I XC95144XL-7CS144I XC95144XL-10TQ100C XC95144XL-10TQ144C XC95144XL-10CS144C XC95144XL-10TQ100I XC95144XL-10TQ144I XC95144XL-10CS144I
Speed (pin-to-pin delay) 5 ns 5 ns 5 ns 7.5 ns 7.5 ns 7.5 ns 7.5 ns 7.5 ns 7.5 ns 10 ns 10 ns 10 ns 10 ns 10 ns 10 ns
Pkg. Symbol TQ100 TQ144 CS144 TQ100 TQ144 CS144 TQ100 TQ144 CS144 TQ100 TQ144 CS144 TQ100 TQ144 CS144
No. of Pins 100-pin 144-pin 144-ball 100-pin 144-pin 144-ball 100-pin 144-pin 144-ball 100-pin 144-pin 144-ball 100-pin 144-pin 144-ball
Package Type Thin Quad Flat Pack (TQFP) Thin Quad Flat Pack (TQFP) Chip Scale Package (CSP) Thin Quad Flat Pack (TQFP) Thin Quad Flat Pack (TQFP) Chip Scale Package (CSP) Thin Quad Flat Pack (TQFP) Thin Quad Flat Pack (TQFP) Chip Scale Package (CSP) Thin Quad Flat Pack (TQFP) Thin Quad Flat Pack (TQFP) Chip Scale Package (CSP) Thin Quad Flat Pack (TQFP) Thin Quad Flat Pack (TQFP) Chip Scale Package (CSP)
Operating Range(1) C C C C C C I I I C C C I I I
Notes: 1. C = Commercial: TA = 0 to +70C; I = Industrial: TA = -40 to +85C
DS056 (v1.5) August 21, 2003 Preliminary Product Specification
www.xilinx.com 1-800-255-7778
9
XC95144XL High Performance CPLD
R
Revision History
The following table shows the revision history for this document. Date 10/30/98 11/13/98 06/20/02 Version 1.1 1.2 1.3 Minor corrections to CS144 pinout table. V1.2 minor correction in CS144 pinout table. Updated ICC equation, page 1. Updated DC Characteristics: ICC to 45 (typical). Updated Component Availability chart.Added additional IIH test conditions and measurements to DC Characteristics table. Updated TSOL from 260 to 220oC. Added Part Marking and updated Ordering Information. Updated Package Device Marking Pin 1 orientation. Revision
06/20/03 08/21/03
1.4 1.5
10
www.xilinx.com 1-800-255-7778
DS056 (v1.5) August 21, 2003 Preliminary Product Specification

▲Up To Search▲

Price & Availability of XC95144XL-10TQ144I

	To Download XC95144XL-10TQ144I Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .